



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/758,059	01/15/2004	Zhongze Wang	400.147US02	5110
27073	7590	04/04/2006	EXAMINER	
LEFFERT JAY & POLGLAZE, P.A. P.O. BOX 581009 MINNEAPOLIS, MN 55458-1009			PHAM, THANH V	
			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 04/04/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

Office Action Summary	Application No.	Applicant(s)	
	10/758,059	WANG ET AL.	
	Examiner	Art Unit	
	Thanh V. Pham	2823	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 March 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-57 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 2-4, 7, 9-11, 14, 15, 17-18, 26-27, 29-30, 36, 38-40, 50 and 54-55 is/are allowed.
- 6) ☒ Claim(s) 1, 5, 6, 8, 12, 13, 16, 19-25, 28, 31-35, 37, 41-49, 51-53 and 56-57 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. The amendment filed 03/22/2006 overcomes the objection of the specification and the figure in the previous office action mailed 12/22/2005.

Claim Rejections - 35 USC § 102

2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
3. Claims 1, 5-6 and 47-49 are rejected under 35 U.S.C. 102(b) as being anticipated by Murthy et al. US 6,514,343 B1 (cited in previous PTO-892).

The Murthy et al. reference discloses a FET (figs. 4-7) comprising: a channel region (underneath gate dielectric 208) in a bulk semiconductor substrate 201; a first and second S/D region 408 on sides of the channel region; the extension of epitaxial silicon 408 formed on the bulk semiconductor substrate so as to extend away from each side of the channel region, col. 7, lines 23-34; a field isolation region 402 laterally adjoining the first and second S/D region and extending beneath at least of the first and second S/D region. The bulk semiconductor substrate comprises monocrystalline silicon having a first conductivity type and the conductivity type of the epitaxial silicon is the second conductivity type (col. 3, lines 36-40).

Claim Rejections - 35 USC § 103

4. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

5. Claims 8, 12-13, 37 and 56-57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murthy et al. as applied to claims 1, 5-6 and 47-49 above, and further in view of Jacob Millman, Microelectronics: Digital and Analog Circuits and Systems, McGraw-Hill, 1979, pp. 289, 295.

The Murthy et al. reference discloses a FET structure as in the above but does not disclose that FET is comprised in a memory device or an electronic system with a processor and word/bit lines wherein the FET is an access transistor. However, the use of FET as a component of a system and/or memory device is disclosed in the art as in Jacob Millman's figs 9-18 and 9-22 in pages 289 and 295 respectively. It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the system and memory device of the Millman reference with the FET of Murthy et al. because the semiconductor electronic device of Murthy et al. would provide the system and memory device of Millman with typical FET useful in memory device.

6. Claims 16, 19-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murthy et al. as applied to claims 1, 5-6 and 47-49 above, and further in view of Wieczorek et al. US 6,274,894 B1.

The Murthy et al. reference discloses a FET structure as in the above but does not disclose that FET comprising SiGe in the S/D regions. The Wieczorek et al. teaches (figs. 9, 12, 15 and associated passages) extensions of SiGe are grown in trenches 52 on two sides of the channel to form S/D regions. It would have been obvious to one of ordinary skill in the art at the time of the invention to employ SiGe for the S/D 32 of

Murthy et al. because it is well settled that "the selection of a known material based on its suitability for its intended use supported a prima facie obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945)", MPEP 2144.07. Further, choice of ratio of Si and Ge in the SiGe material to achieve particular device properties would have been a matter of routine optimization because at% of either Si or Ge in SiGe are known to affect the device properties and would depend on the desired device density on the finished wafer and the desired device characteristics. One of ordinary skill in the art would employ the claimed 20-50 at% of Ge through routine experimentation to achieve desired device characteristics.

7. Claims 28,31-35, 37, 41-46, 51-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murthy et al. as applied to claims 1, 5-6 and 47-49 and/or the combination of Murthy et al. with Wieczorek et al. as applied to claims 16, 19-25 above, and further in view of Jacob Millman, *Microelectronics: Digital and Analog Circuits and Systems*, McGraw-Hill, 1979, pp. 289, 295.

The Murthy et al. and/or the combination of Subramanian et al. with Wieczorek et al. reference discloses a FET structure as in the above but does not disclose that FET is comprised in a memory device or an electronic system with a processor and word/bit lines wherein the FET is an access transistor. However, the use of FET as a component of a system and/or memory device is disclosed in the art as in Jacob Millman's figs 9-18 and 9-22 in pages 289 and 295 respectively. It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the system and memory

device of the Millman reference with the device of the combination of Murthy et al. with Wieczorek et al. because the semiconductor electronic device of the combination would provide the system and memory device of Millman with typical FET useful in memory device.

Allowable Subject Matter

8. Claims 2-4, 7, 9-11, 14-15, 17-18, 26-27 29-30, 36, 38-40, 50 and 54-55 are allowed.

9. The following is a statement of reasons for the indication of allowable subject matter (stated in the previous office action mailed 12/22/2005 and repeated herewith): the cited prior art, individually or in combination, does not disclose or suggest all of the claimed elements in the present application. Although instant' [025] discloses a would-be-phenomenon in the step of growing epitaxial silicon on the exposed surfaces of the bulk/monocrystalline

"Others have observed that silicon mobility is enhanced by the presence of halides in the reaction gases. Other factors recognized to enhance the selective mature of the silicon deposition include reduced reaction pressure, increased reaction temperature and decreased mol fraction of silicon in the reaction gases. Some polysilicon growth may occur concurrently with the epitaxial growth due to reactions occurring on non-monocrystalline surface, e.g., exposed surfaces of the dielectric material".

instant specification does not provide any motivation to make the combination for the above references such that the epitaxial silicon interposed between the channel region and the S/D regions having partial polysilicon and the epitaxial silicon being doped with germanium.

Response to Arguments

10. Applicant's arguments with respect to all claims have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V. Pham whose telephone number is 571-272-1866. The examiner can normally be reached on M-Th (6:30-5:00).


Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

WP

03/31/2006


George Fourson
Primary Examiner